# DYNAMIC CHARGE RESTORATION OF FLOATING GATE SUBTHRESHOLD MOS TRANSLINEAR CIRCUITS 

Vincent F. Koosh, Rodney Goodman<br>California Institute of Technology<br>Pasadena, CA 91125<br>darkd@micro.caltech.edu<br>http://www.micro.caltech.edu


#### Abstract

We extend a class of analog CMOS circuits that can be used to perform many analog computational tasks. The circuits utilize MOSFET's in their subthreshold region as well as capacitors and switches to produce the computations. We show a few basic currentmode building blocks that perform squaring, square root, and multiplication/division which should be sufficient to gain understanding of how to implement other power law circuits. We then combine the circuit building blocks into a more complicated circuit that normalizes a current by the square root of the sum of the squares (vector sum) of the currents. Each of these circuits have switches at the inputs of their floating gates which are used to dynamically set and restore the charges at the floating gates to proceed with the computation.


## 1. INTRODUCTION

A class of analog CMOS circuits has been presented which made use of MOS transistors operating in their subthreshold region[1][2]. These circuits use capacitively coupled inputs to the gate of the MOSFET in a capacitive voltage divider configuration. Since the gate has no DC path to ground it is floating and some means must be used to initially set the gate charge and, hence, voltage value. The gate voltage is initially set at the foundry by a process which puts different amounts of charge into the oxides. Thus, when one gets a chip back from the foundry, the gate voltages are somewhat random and must be equalized for proper circuit operation. One technique is to expose the circuit to ultraviolet light while grounding all of the pins. This has the effect of reducing the effective resistance of the oxide and allowing a conduction path. Although this technique ensures that all the gate charges are equalized, it does not always constrain the actual value of the gate voltage to a particular value. This technique works in certain cases[3], such as when the floating gate transistors are in a fully differential configuration, because the actual gate charge is not critical so long as the gate charges are equalized. If the floating gate circuits are operated over a sufficient length of time, stray charge may again begin to accumulate requiring another ultraviolet exposure. For the circuits presented here it is imperative that the initial voltage on the gate is set precisely and effectively to the circuit ground. Therefore, we utilize a dynamic restoration technique that makes it possible to operate the circuits indefinitely.

## 2. FLOATING GATE TRANSLINEAR CIRCUITS

We begin by describing the math that governs the implementation of these circuits. A more thorough analysis for circuit synthesis is given elsewhere[1][2]. We will present a few simple circuit building blocks that should give the main idea of how to implement other designs.


Figure 1: Capacitive voltage divider
For the capacitive voltage divider shown in figure 1, if all of the voltages are initially set to zero volts and then $V_{1}$ and $V_{2}$ are applied, the voltage at the node $V_{T}$ becomes:

$$
V_{T}=\frac{C_{1} V_{1}+C_{2} V_{2}}{C_{1}+C_{2}}
$$

The current-voltage relation for a MOSFET transistor operating in subthreshold and in saturation $\left(V_{d s}>4 U_{t}\right.$, where $U_{t}=$ $k T / q)$ is given by[4]:

$$
I_{d s}=I_{o} \exp \left(\kappa V_{g s} / U_{t}\right)
$$

Using the above equation for a transistor operating in subthreshold, as well as a capacitive voltage divider, we produce the necessary equations of the computations desired.

In the following formulations, all of the transistors are assumed to be identical. Also, all of the capacitors are of the same size.

### 2.1. Squaring Circuit

The formulation for the squaring circuit is given by the following.

$$
\begin{aligned}
\frac{U_{t}}{\kappa} \ln \left(\frac{I_{o u t}}{I_{o}}\right) & =V_{\text {in }} \quad \frac{U_{t}}{\kappa} \ln \left(\frac{I_{r e f}}{I_{o}}\right)=V_{\text {ref }} \\
\frac{U_{t}}{\kappa} \ln \left(\frac{I_{\text {in }}}{I_{o}}\right) & =\frac{V_{\text {in }}}{2}+\frac{V_{r e f}}{2} \\
& =\frac{U_{t}}{\kappa} \ln \left(\frac{I_{o u t}}{I_{o}}\right)^{\frac{1}{2}}+\frac{U_{t}}{\kappa} \ln \left(\frac{I_{r e f}}{I_{o}}\right)^{\frac{1}{2}}
\end{aligned}
$$



Figure 2: Squaring circuit

$$
I_{o u t}=I_{o}\left(\frac{I_{i n} / I_{o}}{\left(I_{r e f} / I_{o}\right)^{\frac{1}{2}}}\right)^{2}=\frac{I_{\text {in }}^{2}}{I_{r e f}}
$$

### 2.2. Square Root Circuit



Figure 3: Square root circuit
The formulations for the square root circuit are done similarly and give:

$$
I_{\text {out }}=\sqrt{I_{\text {ref }} I_{\text {in }}}
$$

### 2.3. Multiplier/Divider Circuit



Figure 4: Multiplier/divider circuit

$$
\begin{aligned}
& \frac{U_{t}}{\kappa} \ln \left(\frac{I_{i n 1}}{I_{o}}\right)=\frac{V_{i n 1}}{2} \quad \frac{U_{t}}{\kappa} \ln \left(\frac{I_{i n 2}}{I_{o}}\right)=\frac{V_{i n 2}}{2} \\
& \frac{U_{t}}{\kappa} \ln \left(\frac{I_{r e f}}{I_{o}}\right)=\frac{V_{r e f}}{2}+\frac{V_{i n 2}}{2} \\
& \frac{V_{r e f}}{2}=\frac{U_{t}}{\kappa} \ln \left(\frac{I_{r e f}}{I_{o}}\right)-\frac{U_{t}}{\kappa} \ln \left(\frac{I_{i n 2}}{I_{o}}\right) \\
& \frac{U_{t}}{\kappa} \ln \left(\frac{I_{o u t}}{I_{o}}\right)=\frac{V_{r e f}}{2}+\frac{V_{i n 1}}{2} \\
&=\frac{U_{t}}{\kappa}\left(\ln \left(\frac{I_{r e f}}{I_{o}}\right)-\ln \left(\frac{I_{i n 2}}{I_{o}}\right)+\ln \left(\frac{I_{i n 1}}{I_{o}}\right)\right) \\
& I_{o u t}=I_{r e f} \frac{I_{i n 1}}{I_{i n 2}}
\end{aligned}
$$

Note that the divider circuit output is only valid when $I_{\text {ref }}$ is larger than $I_{i n 2}$. This is because the gate of the transistor with
current $I_{r e f}$ is limited to the voltage $V_{f g_{r e f}}$ at the gate by the current source driving $I_{\text {ref }}$. Since this gate is part of a capacitive voltage divider between $V_{r e f}$ and $V_{i n 2}$, when $V_{i n 2}>V_{f g_{r e f}}$, the voltage at the node $V_{\text {ref }}$ is zero and cannot go lower. Thus, no extra charge is coupled onto the output transistors. Thus, when $I_{\text {in } 2}>I_{\text {ref }}, I_{\text {out }} \approx I_{\text {in } 1}$.

## 3. DYNAMIC GATE CHARGE RESTORATION

All of the above circuits assume that some means is available to initially set the gate charge level so that when all currents are set to zero, the gate voltages are also zero. One method of doing so which lends itself well to actual circuit implementation is that of using switches to dynamically set the charge during one phase of operation, and then to allow the circuit to perform computations during a second phase of operation.


Figure 5: Dynamically restored squaring circuit
The squaring circuit in figure 5 is shown with switches now added to dynamically equalize the charge. A non-overlapping clock generator generates the two clock signals. During the first phase of operation, $\phi_{1}$ is high and $\phi_{2}$ is low. Thus, the input currents do not affect the circuit and all sides of the capacitors are discharged and the floating gates of the transistors are also grounded and discharged. This establishes an initial condition with no current through the transistors corresponding to zero gate voltage. Then, during the second phase of operation, $\phi_{1}$ goes low and $\phi_{2}$ goes high. This is the compute phase of operation. The transistor gates are allowed to float, and the input currents are reapplied. The circuit now exactly resembles the aforementioned floating gate squaring circuit. Thus, it is able to perform the necessary computation.

The square root and multiplier/divider circuit are also constructed in the same manner by adding switches connected to $\phi_{2}$ at the drains of each of the transistors and switches connected to $\phi_{1}$ at each of the floating gate and capacitor terminals.

## 4. ROOT MEAN SQUARE (VECTOR SUM) NORMALIZATION CIRCUIT.

The above circuits can be used as building blocks and combined with current mirrors to perform a number of useful computations. For example, a normalization stage can be made which normalizes a current by the square root of the sum of the squares of other currents. Such a stage is useful in many signal processing tasks. This normalization stage is seen in figure 6 . The reference current, $I_{r e f}$ is mirrored to all of the reference inputs of the individual stages. The reference current is doubled with the $1: 2$ current mirror into


Figure 6: Root mean square (vector sum) normalization circuit
the divider stage. This is necessary because we need the reference current to be larger than the largest current we will divide by. Since the current we are dividing will be the square root of a sum of squares of two currents, when $I_{i n 1}=I_{i n 2}=I_{\max }$, we need to make sure that the reference current for the divider section is greater than $\sqrt{2} I_{\text {max }}$. Using the $1: 2$ current mirror and setting $I_{\text {ref }}=I_{\max }$, the reference current in the divider section will be $2 I_{\text {max }}$, which is sufficient to enforce the condition.

The first two stages that read the input currents are the squaring circuit stages. The outputs of these stages are summed and then fed back into the square root stage with a current mirror. The output of the square root stage is then fed into the multiplier/divider stage as the divisor current. The reference current for the divider stage is twice the reference current for the other stages as discussed before. The other input to the divider stage will be a mirrored copy of one of the input currents. We can then feed the output back through another $2: 1$ current mirror (not shown) to remove the factor of 2 . Thus, the overall transfer function computed would be:

$$
I_{o u t}=I_{r e f} \frac{I_{i n 1}}{\sqrt{I_{i n 1}^{2}+I_{i n 2}^{2}}}
$$

The addition of other divider stages can be used to normalize other input currents.

This circuit easily extends to more variables by adding more input squaring stages and connecting them all to the input of the current mirror that outputs to the square root stage.

## 5. EXPERIMENTAL RESULTS

The above circuits were fabricated in a $1.2 \mu \mathrm{~m}$ double poly CMOS process. All of the pfet transistors used for the mirrors were $\mathrm{W}=16.8 \mu$, $\mathrm{L}=6 \mu$. The nfet switches were all $\mathrm{W}=3.6 \mu, \mathrm{~L}=3.6 \mu$. The floating gate nfets were all $\mathrm{W}=30 \mu, \mathrm{~L}=30 \mu$. The capacitors were all 2.475 pF .

The data gathered from the current squaring circuit, square root circuit and multiplier/divider circuit is shown in figures 7, 8, and 9 , respectively. Figure 10 shows the data from the vector sum normalization circuit.

The solid line in the figures represents the ideal fit. The circle markers represent the actual data points.

The circuits show good performance over several orders of magnitude in current range. At the high end the circuit deviates from the ideal when one or more transistors leaves the subthreshold region. The subthreshold region for these transistors is below approximately 100 nA . Extra current range at the high end can be
achieved by increasing the W/L of the transistors so that they remain subthreshold at higher current levels. The current W/L is 1 , increasing W/L to 10 would change the subthreshold current range of these circuits to be below approximately $1 \mu \mathrm{~A}$ and hence increase the high end of the dynamic range appropriately. Leakage currents limit the low end of the dynamic range.

The divider circuit, as previously discussed, does not perform the division after $I_{i n 2}>I_{r e f}$, and instead outputs $I_{i n 1}$ as is seen in the figure.

The normalization circuit shows very good performance. This is because the reference current and the maximum input currents were chosen to keep the divider and all circuits within the proper subthreshold operating regions of the building block circuits

The reference current for the normalization circuit, $I_{\text {ref }}$, at the input of the reference current mirror array was set to 10 nA . However, the ideal fit required a value of 14 nA to be used. This was not seen in the other circuits, thus it is assumed that this is due to the Early effect of the current mirrors. In fact, the SPICE simulations of the circuit also predict the value of 14 nA . Therefore, it is possible to use the SPICE simulations to change the mirror transistor ratios to obtain the desired output. Since this is merely a multiplicative effect, it is possible to simply scale the W/L of the final output mirror stage to correct it. Alternatively, it is possible to increase the length of the mirror transistors to reduce Early effect or to use a more complicated mirror structure such as a cascoded mirror.

## 6. DISCUSSION

Unlike switched capacitor circuits that require a very high clock rate compared to the input frequencies, the clock rate for these circuits is determined solely by the leakage rate of the switch transistors. Thus, it is possible to make the clock as slow as 1 Hz or slower. The input can change faster than the clock rate and the output will be valid during most of the computation phase. The output does require a short settling period due to the presence of glitches in the output current from charge injection by the switches

It may be possible to use a current mode filter or use two transistors in complementary phase at the output to compensate for the glitches[5].

One problem with these circuits is the presence of a large Early effect due to the overlap capacitance of the gate to the drain/source region of the transistor[1]. The method we chose to overcome this is to make the transistors long. This also required us to increase the width to keep the same subthreshold current levels. It may be possible to use some of the switches as cascode transistors to reduce


Figure 7: Squaring circuit results


Figure 8: Square root circuit results
the Early effect in the output transistors of the various stages. This would involve not setting $\phi_{2}$ all the way to $V_{d d}$ during the computation and instead setting it to some lower cascode voltage. This may allow a reduction in the size of the transistors. Furthermore, it is important to make the input capacitors large enough that any parasitic capacitances are very small compared to them.

Other techniques are also available which can improve matching characteristics and to reduce the size of the circuits. One such technique would involve using a single transistor with a multiphase clock that can be used as a replacement for all the input and output transistors in the building blocks[5].

## 7. CONCLUSION

We have presented a set of circuits for analog circuit design that may be useful for analog computation circuits and neural network circuits. We hope that it is clear from the derivations how to obtain other power law circuits that may be necessary and how to combine them to perform useful complex calculations. The dynamic charge restoration technique is shown to be a useful implementation of this class of analog circuits. Furthermore, the dynamic charge restoration technique may be applied to other floating gate computational circuits that may otherwise require initial ultraviolet


Figure 9: Multiplier/divider circuit results


Figure 10: RMS normalization circuit results
illumination or other methods to set the initial conditions.

## 8. REFERENCES

[1] Minch B. A., Diorio C., Hasler P., Mead C. A., 'Translinear Circuits using Subthreshold floating-gate MOS transistors", Analog Integrated Circuits and Signal Processing, Vol. 9, No.2, 1996, pp. 167-179.
[2] Minch B. A., "Analysis, Synthesis, and Implementation of Networks of Multiple-Input Translinear Elements", Ph.D. Thesis, California Institute of Technology, 1997
[3] Yang K. W., Andreou A. G., "A Multiple-Input DifferentialAmplifier Based on Charge Sharing on a Floating-Gate MOSFET", Analog Integrated Circuits and Signal Processing, Vol. 6, No. 3, 1994, pp. 167-179.
[4] Mead C. A., Analog VLSI and Neural Systems, AddisonWesley, Reading, Massachusetts, 1989
[5] Vittoz E., "Dynamic Analog Techniques", Design of AnalogDigital VLSI Circuits for Telecommunications and Signal Processing, Ed. Franca J., Tsividis Y., Prentice Hall, Englewood Cliffs, New Jersey, 1994

